Digital Transmitter: Optimization Exercise with QPSK on TI TMS320C54x 2.8 2002/06/03 2003/07/30 15:32:07.777 GMT-5 Swaroop Appadwedula appadwed@uiuc.edu Douglas L. Jones dl-jones@uiuc.edu Michael L. Kramer kramer@ifp.uiuc.edu Dima Moussa dmoussa@uiuc.edu Brian Wade bwade@uiuc.edu Jake Janevitz jake@janevitz.com Daniel Grobe Sachs sachs@uiuc.edu Matthew J. Berry mjberry@uiuc.edu Mark A. Haun markhaun@uiuc.edu Swaroop Appadwedula appadwed@uiuc.edu Douglas L. Jones dl-jones@uiuc.edu Daniel Grobe Sachs sachs@uiuc.edu Matthew J. Berry mjberry@uiuc.edu Mark D. Butala butala@uiuc.edu Ricardo Anthony Radaelli-Sanchez ricky@alumni.rice.edu Robert L. Morrison rlmorris@uiuc.edu pseudorandom sequence generator in-phase signal quadrature signal signal constellation gray coding quadrature phase-shift keying QPSK DSP You will implement and optimize for execution time a quadrature phase-shift keying (QPSK) digital transmitter and pseudo-noise (PN) sequence generator.

Implementation You will implement the complete system shown in Digital Transmitter: Introduction to Quadrature Phase-Shift Keying. Then you will optimize the system for execution time. The optimization process will probably be much easier if you plan for optimization before you begin any programming.

PN generator Once you have planned your program strategy, implement the PN generator from Digital Transmitter: Introduction to Quadrature Phase-Shift Keying and verify that it is working. You may wish to refer to the description of assembly instructions for logical operations in Section 2-2 of the Mnemonic Instruction Set reference. Initialize the shift register to one.

Transmitter For your transmitter implementation, use the signal constellation shown in Digital Transmitter: Introduction to Quadrature Phase-Shift Keying, a digital carrier frequency ω c of 2 and a digital symbol period of T symb 16 samples. Viewing the transmitted signal on the oscilloscope may help you determine whether your code works properly, but you should check it more carefully by setting breakpoints in Code Composer and using the Memory option from the View menu to view the contents of memory. A vector signal analyzer (VSA) provides another method of testing, which is described in Vector Signal Analyzer: Testing a QPSK Transmitter.

Grading One objective of this exercise is to teach optimization and efficient code techniques. For this reason, your performance will be judged primarily on the total execution time of your system. Note that by execution time we mean cycle count, not the number of instructions in your program. Remember that several of the TI TMS320C54xx instructions take more than one cycle. The multicycle instructions are primarily the multi-word instructions, including instructions that take immediates, like stm, and instructions using direct addressing of memory (such as ld *(temp),A). Branch and repeat statements also require several cycles to execute. The Mnemonic Instruction Set reference will tell you how many cycles required for each instruction; make sure you look at the cycle count for the syntax you are using. It is also possible to use the debugger to determine the number of cycles used by your code. You will be graded based on the number of cycles used between the return from one WAITDATA call and the arrival at the next WAITDATA call. If the number of cycles between one WAITDATA and the next is variable, the maximum possible number of cycles will be used. You must use the core.asm file as provided; this file may not be modified. You explicitly may not change the number of samples read and written by each WAITDATA call! We reserve the right to test your code by substituting the test vector core file.