Model { Name "WaveletDenoising" Version 6.5 MdlSubVersion 0 GraphicalInterface { NumRootInports 0 NumRootOutports 0 ParameterArgumentNames "" ComputedModelVersion "1.249" NumModelReferences 0 NumTestPointedSignals 0 } SavedCharacterEncoding "US-ASCII" SaveDefaultBlockParams on SampleTimeColors on LibraryLinkDisplay "none" WideLines on ShowLineDimensions on ShowPortDataTypes off ShowLoopsOnError on IgnoreBidirectionalLines off ShowStorageClass off ShowTestPointIcons on ShowViewerIcons on SortedOrder off ExecutionContextIcon off ShowLinearizationAnnotations on ScopeRefreshTime 0.035000 OverrideScopeRefreshTime on DisableAllScopes off DataTypeOverride "UseLocalSettings" MinMaxOverflowLogging "UseLocalSettings" MinMaxOverflowArchiveMode "Overwrite" BlockNameDataTip off BlockParametersDataTip on BlockDescriptionStringDataTip off ToolBar on StatusBar on BrowserShowLibraryLinks off BrowserLookUnderMasks off Created "Fri Aug 07 06:58:46 1998" Creator "The MathWorks Inc." UpdateHistory "UpdateHistoryNever" ModifiedByFormat "%" LastModifiedBy "Administrator" ModifiedDateFormat "%" LastModifiedDate "Wed Jun 06 20:01:34 2007" ModelVersionFormat "1.%" ConfigurationManager "none" LinearizationMsg "none" Profile off ParamWorkspaceSource "MATLABWorkspace" AccelSystemTargetFile "accel.tlc" AccelTemplateMakefile "accel_default_tmf" AccelMakeCommand "make_rtw" TryForcingSFcnDF off RecordCoverage off CovPath "/" CovSaveName "covdata" CovMetricSettings "dw" CovNameIncrementing off CovHtmlReporting on covSaveCumulativeToWorkspaceVar on CovSaveSingleToWorkspaceVar on CovCumulativeVarName "covCumulativeData" CovCumulativeReport off CovReportOnPause on ExtModeBatchMode off ExtModeEnableFloating on ExtModeTrigType "manual" ExtModeTrigMode "oneshot" ExtModeTrigPort "1" ExtModeTrigElement "any" ExtModeTrigDuration 1000 ExtModeTrigDurationFloating "auto" ExtModeTrigHoldOff 0 ExtModeTrigDelay 0 ExtModeTrigDirection "rising" ExtModeTrigLevel 0 ExtModeArchiveMode "off" ExtModeAutoIncOneShot off ExtModeIncDirWhenArm off ExtModeAddSuffixToVar off ExtModeWriteAllDataToWs off ExtModeArmWhenConnect off ExtModeSkipDownloadWhenConnect off ExtModeLogAll on ExtModeAutoUpdateStatusClock off BufferReuse on ProdHWDeviceType "32-bit Generic" ShowModelReferenceBlockVersion off ShowModelReferenceBlockIO off Array { Type "Handle" Dimension 1 Simulink.ConfigSet { $ObjectID 1 Version "1.2.0" Array { Type "Handle" Dimension 7 Simulink.SolverCC { $ObjectID 2 Version "1.2.0" StartTime "0.0" StopTime "1024" AbsTol "auto" FixedStep "auto" InitialStep "auto" MaxNumMinSteps "-1" MaxOrder 5 ConsecutiveZCsStepRelTol "10*128*eps" MaxConsecutiveZCs "1000" ExtrapolationOrder 4 NumberNewtonIterations 1 MaxStep "auto" MinStep "auto" MaxConsecutiveMinStep "1" RelTol "1e-3" SolverMode "SingleTasking" Solver "FixedStepDiscrete" SolverName "FixedStepDiscrete" ZeroCrossControl "UseLocalSettings" AlgebraicLoopSolver "TrustRegion" SolverResetMethod "Fast" PositivePriorityOrder off AutoInsertRateTranBlk off SampleTimeConstraint "Unconstrained" RateTranMode "Deterministic" } Simulink.DataIOCC { $ObjectID 3 Version "1.2.0" Decimation "1" ExternalInput "[t, u]" FinalStateName "xFinal" InitialState "xInitial" LimitDataPoints off MaxDataPoints "1000" LoadExternalInput off LoadInitialState off SaveFinalState off SaveFormat "Array" SaveOutput off SaveState off SignalLogging on InspectSignalLogs off SaveTime off StateSaveName "xout" TimeSaveName "tout" OutputSaveName "yout" SignalLoggingName "logsOut" OutputOption "RefineOutputTimes" OutputTimes "[]" Refine "1" } Simulink.OptimizationCC { $ObjectID 4 Version "1.2.0" BlockReduction off BooleanDataType off ConditionallyExecuteInputs on InlineParams off InlineInvariantSignals on OptimizeBlockIOStorage on BufferReuse on EnforceIntegerDowncast on ExpressionFolding on FoldNonRolledExpr on LocalBlockOutputs on ParameterPooling on RollThreshold 5 SystemCodeInlineAuto off StateBitsets off DataBitsets off UseTempVars off ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero on NoFixptDivByZeroProtection off EfficientFloat2IntCast off OptimizeModelRefInitCode off LifeSpan "inf" BufferReusableBoundary on } Simulink.DebuggingCC { $ObjectID 5 Version "1.2.0" RTPrefix "error" ConsistencyChecking "none" ArrayBoundsChecking "none" SignalInfNanChecking "none" ReadBeforeWriteMsg "UseLocalSettings" WriteAfterWriteMsg "UseLocalSettings" WriteAfterReadMsg "UseLocalSettings" AlgebraicLoopMsg "warning" ArtificialAlgebraicLoopMsg "warning" CheckSSInitialOutputMsg on CheckExecutionContextPreStartOutputMsg off CheckExecutionContextRuntimeOutputMsg off SignalResolutionControl "TryResolveAllWithWarning" BlockPriorityViolationMsg "warning" MinStepSizeMsg "warning" TimeAdjustmentMsg "none" MaxConsecutiveZCsMsg "error" SolverPrmCheckMsg "none" InheritedTsInSrcMsg "warning" DiscreteInheritContinuousMsg "warning" MultiTaskDSMMsg "warning" MultiTaskCondExecSysMsg "none" MultiTaskRateTransMsg "error" SingleTaskRateTransMsg "none" TasksWithSamePriorityMsg "warning" SigSpecEnsureSampleTimeMsg "warning" CheckMatrixSingularityMsg "none" IntegerOverflowMsg "none" Int32ToFloatConvMsg "warning" ParameterDowncastMsg "error" ParameterOverflowMsg "error" ParameterUnderflowMsg "none" ParameterPrecisionLossMsg "warning" UnderSpecifiedDataTypeMsg "none" UnnecessaryDatatypeConvMsg "none" VectorMatrixConversionMsg "none" InvalidFcnCallConnMsg "error" FcnCallInpInsideContextMsg "Use local settings" SignalLabelMismatchMsg "none" UnconnectedInputMsg "warning" UnconnectedOutputMsg "warning" UnconnectedLineMsg "warning" SFcnCompatibilityMsg "none" UniqueDataStoreMsg "none" BusObjectLabelMismatch "warning" RootOutportRequireBusObject "warning" AssertControl "UseLocalSettings" EnableOverflowDetection off ModelReferenceIOMsg "none" ModelReferenceVersionMismatchMessage "none" ModelReferenceIOMismatchMessage "none" ModelReferenceCSMismatchMessage "none" ModelReferenceSimTargetVerbose off UnknownTsInhSupMsg "warning" ModelReferenceDataLoggingMessage "warning" ModelReferenceSymbolNameMessage "warning" ModelReferenceExtraNoncontSigs "error" StrictBusMsg "None" } Simulink.HardwareCC { $ObjectID 6 Version "1.2.0" ProdBitPerChar 8 ProdBitPerShort 16 ProdBitPerInt 32 ProdBitPerLong 32 ProdIntDivRoundTo "Undefined" ProdEndianess "Unspecified" ProdWordSize 32 ProdShiftRightIntArith on ProdHWDeviceType "32-bit Generic" TargetBitPerChar 8 TargetBitPerShort 16 TargetBitPerInt 32 TargetBitPerLong 32 TargetShiftRightIntArith on TargetIntDivRoundTo "Undefined" TargetEndianess "Unspecified" TargetWordSize 32 TargetTypeEmulationWarnSuppressLevel 0 TargetPreprocMaxBitsSint 32 TargetPreprocMaxBitsUint 32 TargetHWDeviceType "Specified" TargetUnknown on ProdEqTarget on } Simulink.ModelReferenceCC { $ObjectID 7 Version "1.2.0" UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange" CheckModelReferenceTargetMessage "error" ModelReferenceNumInstancesAllowed "Multi" ModelReferencePassRootInputsByReference on ModelReferenceMinAlgLoopOccurrences off } Simulink.RTWCC { $BackupClass "Simulink.RTWCC" $ObjectID 8 Version "1.2.0" SystemTargetFile "grt.tlc" GenCodeOnly off MakeCommand "make_rtw" GenerateMakefile on TemplateMakefile "grt_default_tmf" GenerateReport off SaveLog off RTWVerbose on RetainRTWFile off ProfileTLC off TLCDebug off TLCCoverage off TLCAssert off ProcessScriptMode "Default" ConfigurationMode "Optimized" ConfigAtBuild off IncludeHyperlinkInReport off LaunchReport off TargetLang "C" IncludeBusHierarchyInRTWFileBlockHierarchyMap off IncludeERTFirstTime on Array { Type "Handle" Dimension 2 Simulink.CodeAppCC { $ObjectID 9 Version "1.2.0" ForceParamTrailComments off GenerateComments on IgnoreCustomStorageClasses on IncHierarchyInIds off MaxIdLength 31 PreserveName off PreserveNameWithParent off ShowEliminatedStatement off IncAutoGenComments off SimulinkDataObjDesc off SFDataObjDesc off IncDataTypeInIds off PrefixModelToSubsysFcnNames on MangleLength 1 CustomSymbolStrGlobalVar "$R$N$M" CustomSymbolStrType "$N$R$M" CustomSymbolStrField "$N$M" CustomSymbolStrFcn "$R$N$M$F" CustomSymbolStrBlkIO "rtb_$N$M" CustomSymbolStrTmpVar "$N$M" CustomSymbolStrMacro "$R$N$M" DefineNamingRule "None" ParamNamingRule "None" SignalNamingRule "None" InsertBlockDesc off SimulinkBlockComments on EnableCustomComments off InlinedPrmAccess "Literals" ReqsInCode off } Simulink.GRTTargetCC { $BackupClass "Simulink.TargetCC" $ObjectID 10 Version "1.2.0" TargetFcnLib "ansi_tfl_tmw.mat" TargetLibSuffix "" TargetPreCompLibLocation "" GenFloatMathFcnCalls "ANSI_C" UtilityFuncGeneration "Auto" GenerateFullHeader on GenerateSampleERTMain off GenerateTestInterfaces off IsPILTarget off ModelReferenceCompliant on IncludeMdlTerminateFcn on CombineOutputUpdateFcns off SuppressErrorStatus off IncludeFileDelimiter "Auto" ERTCustomFileBanners off SupportAbsoluteTime on LogVarNameModifier "rt_" MatFileLogging on MultiInstanceERTCode off SupportNonFinite on SupportComplex on PurelyIntegerCode off SupportContinuousTime on SupportNonInlinedSFcns on EnableShiftOperators on ParenthesesLevel "Nominal" ExtMode off ExtModeStaticAlloc off ExtModeTesting off ExtModeStaticAllocSize 1000000 ExtModeTransport 0 ExtModeMexFile "ext_comm" RTWCAPISignals off RTWCAPIParams off RTWCAPIStates off GenerateASAP2 off } PropName "Components" } } PropName "Components" } Name "Configuration" SimulationMode "normal" ExtraOptions "-aGenRTModel=1 " CurrentDlgPage "Solver" } PropName "ConfigurationSets" } Simulink.ConfigSet { $PropName "ActiveConfigurationSet" $ObjectID 1 } WSDataSource "MAT-File" WSMATFileName "dspwlets" BlockDefaults { Orientation "right" ForegroundColor "black" BackgroundColor "white" DropShadow off NamePlacement "normal" FontName "Helvetica" FontSize 10 FontWeight "normal" FontAngle "normal" ShowName on } BlockParameterDefaults { Block { BlockType DeadZone LowerValue "-0.5" UpperValue "0.5" SaturateOnIntegerOverflow on LinearizeAsGain on ZeroCross on SampleTime "-1" } Block { BlockType FrameConversion OutFrame "Frame based" } Block { BlockType FromWorkspace VariableName "simulink_input" SampleTime "-1" Interpolate on ZeroCross off OutputAfterFinalValue "Extrapolation" } Block { BlockType Inport Port "1" UseBusObject off BusObject "BusObject" BusOutputAsStruct off PortDimensions "-1" SampleTime "-1" DataType "auto" OutDataType "sfix(16)" OutScaling "2^0" SignalType "auto" SamplingMode "auto" LatchByDelayingOutsideSignal off LatchByCopyingInsideSignal off Interpolate on } Block { BlockType Outport Port "1" UseBusObject off BusObject "BusObject" BusOutputAsStruct off PortDimensions "-1" SampleTime "-1" DataType "auto" OutDataType "sfix(16)" OutScaling "2^0" SignalType "auto" SamplingMode "auto" OutputWhenDisabled "held" InitialOutput "[]" } Block { BlockType Reference } Block { BlockType Scope ModelBased off TickLabels "OneTimeTick" ZoomMode "on" Grid "on" TimeRange "auto" YMin "-5" YMax "5" SaveToWorkspace off SaveName "ScopeData" LimitDataPoints on MaxDataPoints "5000" Decimation "1" SampleInput off SampleTime "-1" } Block { BlockType "S-Function" FunctionName "system" SFunctionModules "''" PortCounts "[]" } Block { BlockType SubSystem ShowPortLabels on Permissions "ReadWrite" PermitHierarchicalResolution "All" TreatAsAtomicUnit off SystemSampleTime "-1" RTWFcnNameOpts "Auto" RTWFileNameOpts "Auto" RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" SimViewingDevice off DataTypeOverride "UseLocalSettings" MinMaxOverflowLogging "UseLocalSettings" } Block { BlockType Sum IconShape "rectangular" Inputs "++" InputSameDT on OutDataTypeMode "Same as first input" OutDataType "sfix(16)" OutScaling "2^0" LockScale off RndMeth "Floor" SaturateOnIntegerOverflow on SampleTime "-1" } } AnnotationDefaults { HorizontalAlignment "center" VerticalAlignment "middle" ForegroundColor "black" BackgroundColor "white" DropShadow off FontName "Helvetica" FontSize 10 FontWeight "normal" FontAngle "normal" } LineDefaults { FontName "Helvetica" FontSize 9 FontWeight "normal" FontAngle "normal" } System { Name "WaveletDenoising" Location [63, 99, 757, 331] Open on ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000] TiledPageScale 1 ShowPageBoundaries off ZoomFactor "100" ReportName "simulink-default.rpt" Block { BlockType SubSystem Name "3-Level Analysis\nFilter Bank" Ports [1, 4] Position [115, 80, 180, 145] MinAlgLoopOccurrences off RTWSystemCode "Auto" FunctionWithSeparateData off MaskHideContents off System { Name "3-Level Analysis\nFilter Bank" Location [146, 337, 622, 532] Open off ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000] TiledPageScale 1 ShowPageBoundaries off ZoomFactor "100" Block { BlockType Inport Name "In1" Position [25, 48, 55, 62] IconDisplay "Port number" } Block { BlockType Reference Name "Two-Channel Analysis\nSubband Filter" Ports [1, 2] Position [80, 29, 145, 76] DialogController "dspDDGCreate" DialogControllerArgs "DataTag0" SourceBlock "dspmlti4/Two-Channel Analysis\nSubband Filt" "er" SourceType "Two-Channel Analysis Subband Filter" ShowPortLabels "on" SystemSampleTime "-1" FunctionWithSeparateData "off" RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" lpf "lod" hpf "hid" framing "Maintain input frame size" additionalParams "off" allowOverrides "on" firstCoeffMode "Same word length as input" firstCoeffWordLength "16" firstCoeffFracLength "15" outputMode "Same as input" outputWordLength "16" outputFracLength "14" accumMode "Same as product output" accumWordLength "32" accumFracLength "30" prodOutputMode "Same as input" prodOutputWordLength "32" prodOutputFracLength "30" roundingMode "Floor" overflowMode "off" LockScale "off" } Block { BlockType Reference Name "Two-Channel Analysis\nSubband Filter1" Ports [1, 2] Position [185, 59, 250, 106] DialogController "dspDDGCreate" DialogControllerArgs "DataTag1" SourceBlock "dspmlti4/Two-Channel Analysis\nSubband Filt" "er" SourceType "Two-Channel Analysis Subband Filter" ShowPortLabels "on" SystemSampleTime "-1" FunctionWithSeparateData "off" RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" lpf "lod" hpf "hid" framing "Maintain input frame size" additionalParams "off" allowOverrides "on" firstCoeffMode "Same word length as input" firstCoeffWordLength "16" firstCoeffFracLength "15" outputMode "Same as input" outputWordLength "16" outputFracLength "14" accumMode "Same as product output" accumWordLength "32" accumFracLength "30" prodOutputMode "Same as input" prodOutputWordLength "32" prodOutputFracLength "30" roundingMode "Floor" overflowMode "off" LockScale "off" } Block { BlockType Reference Name "Two-Channel Analysis\nSubband Filter2" Ports [1, 2] Position [290, 89, 355, 136] DialogController "dspDDGCreate" DialogControllerArgs "DataTag2" SourceBlock "dspmlti4/Two-Channel Analysis\nSubband Filt" "er" SourceType "Two-Channel Analysis Subband Filter" ShowPortLabels "on" SystemSampleTime "-1" FunctionWithSeparateData "off" RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" lpf "lod" hpf "hid" framing "Maintain input frame size" additionalParams "off" allowOverrides "on" firstCoeffMode "Same word length as input" firstCoeffWordLength "16" firstCoeffFracLength "15" outputMode "Same as input" outputWordLength "16" outputFracLength "14" accumMode "Same as product output" accumWordLength "32" accumFracLength "30" prodOutputMode "Same as input" prodOutputWordLength "32" prodOutputFracLength "30" roundingMode "Floor" overflowMode "off" LockScale "off" } Block { BlockType Outport Name "Out1" Position [380, 33, 410, 47] IconDisplay "Port number" BusOutputAsStruct off } Block { BlockType Outport Name "Out2" Position [380, 63, 410, 77] Port "2" IconDisplay "Port number" BusOutputAsStruct off } Block { BlockType Outport Name "Out3" Position [380, 93, 410, 107] Port "3" IconDisplay "Port number" BusOutputAsStruct off } Block { BlockType Outport Name "Out4" Position [380, 123, 410, 137] Port "4" IconDisplay "Port number" BusOutputAsStruct off } Line { SrcBlock "Two-Channel Analysis\nSubband Filter2" SrcPort 2 Points [5, 0] DstBlock "Out4" DstPort 1 } Line { SrcBlock "Two-Channel Analysis\nSubband Filter2" SrcPort 1 DstBlock "Out3" DstPort 1 } Line { SrcBlock "Two-Channel Analysis\nSubband Filter1" SrcPort 1 DstBlock "Out2" DstPort 1 } Line { SrcBlock "In1" SrcPort 1 DstBlock "Two-Channel Analysis\nSubband Filter" DstPort 1 } Line { SrcBlock "Two-Channel Analysis\nSubband Filter" SrcPort 1 DstBlock "Out1" DstPort 1 } Line { SrcBlock "Two-Channel Analysis\nSubband Filter1" SrcPort 2 Points [20, 0] DstBlock "Two-Channel Analysis\nSubband Filter2" DstPort 1 } Line { SrcBlock "Two-Channel Analysis\nSubband Filter" SrcPort 2 Points [20, 0] DstBlock "Two-Channel Analysis\nSubband Filter1" DstPort 1 } } } Block { BlockType SubSystem Name "3-Level Synthesis\nFilter Bank" Ports [4, 1] Position [420, 81, 485, 144] MinAlgLoopOccurrences off RTWSystemCode "Auto" FunctionWithSeparateData off MaskHideContents off Port { PortNumber 1 Name "Output" RTWStorageClass "Auto" DataLoggingNameMode "SignalName" } System { Name "3-Level Synthesis\nFilter Bank" Location [633, 337, 1084, 531] Open off ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000] TiledPageScale 1 ShowPageBoundaries off ZoomFactor "100" Block { BlockType Inport Name "In1" Position [25, 33, 55, 47] IconDisplay "Port number" } Block { BlockType Inport Name "In2" Position [25, 68, 55, 82] Port "2" IconDisplay "Port number" } Block { BlockType Inport Name "In3" Position [25, 103, 55, 117] Port "3" IconDisplay "Port number" } Block { BlockType Inport Name "In4" Position [25, 133, 55, 147] Port "4" IconDisplay "Port number" } Block { BlockType Reference Name "Two-Channel Synthesis\nSubband Filter" Ports [2, 1] Position [80, 99, 145, 146] DialogController "dspDDGCreate" DialogControllerArgs "DataTag3" SourceBlock "dspmlti4/Two-Channel Synthesis\nSubband Fil" "ter" SourceType "Two-Channel Synthesis Subband Filter" ShowPortLabels "on" SystemSampleTime "-1" FunctionWithSeparateData "off" RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" lpf "lor" hpf "hir" framing "Maintain input frame size" additionalParams "off" allowOverrides "on" firstCoeffMode "Same word length as input" firstCoeffWordLength "16" firstCoeffFracLength "15" outputMode "Same as accumulator" outputWordLength "16" outputFracLength "14" accumMode "Same as product output" accumWordLength "32" accumFracLength "30" prodOutputMode "Same as input" prodOutputWordLength "32" prodOutputFracLength "30" roundingMode "Floor" overflowMode "off" LockScale "off" } Block { BlockType Reference Name "Two-Channel Synthesis\nSubband Filter1" Ports [2, 1] Position [185, 64, 250, 111] DialogController "dspDDGCreate" DialogControllerArgs "DataTag4" SourceBlock "dspmlti4/Two-Channel Synthesis\nSubband Fil" "ter" SourceType "Two-Channel Synthesis Subband Filter" ShowPortLabels "on" SystemSampleTime "-1" FunctionWithSeparateData "off" RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" lpf "lor" hpf "hir" framing "Maintain input frame size" additionalParams "off" allowOverrides "on" firstCoeffMode "Same word length as input" firstCoeffWordLength "16" firstCoeffFracLength "15" outputMode "Same as accumulator" outputWordLength "16" outputFracLength "14" accumMode "Same as product output" accumWordLength "32" accumFracLength "30" prodOutputMode "Same as input" prodOutputWordLength "32" prodOutputFracLength "30" roundingMode "Floor" overflowMode "off" LockScale "off" } Block { BlockType Reference Name "Two-Channel Synthesis\nSubband Filter2" Ports [2, 1] Position [290, 29, 355, 76] DialogController "dspDDGCreate" DialogControllerArgs "DataTag5" SourceBlock "dspmlti4/Two-Channel Synthesis\nSubband Fil" "ter" SourceType "Two-Channel Synthesis Subband Filter" ShowPortLabels "on" SystemSampleTime "-1" FunctionWithSeparateData "off" RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" lpf "lor" hpf "hir" framing "Maintain input frame size" additionalParams "off" allowOverrides "on" firstCoeffMode "Same word length as input" firstCoeffWordLength "16" firstCoeffFracLength "15" outputMode "Same as accumulator" outputWordLength "16" outputFracLength "14" accumMode "Same as product output" accumWordLength "32" accumFracLength "30" prodOutputMode "Same as input" prodOutputWordLength "32" prodOutputFracLength "30" roundingMode "Floor" overflowMode "off" LockScale "off" } Block { BlockType Outport Name "Out1" Position [380, 48, 410, 62] IconDisplay "Port number" BusOutputAsStruct off } Line { SrcBlock "In4" SrcPort 1 Points [5, 0] DstBlock "Two-Channel Synthesis\nSubband Filter" DstPort 2 } Line { SrcBlock "In3" SrcPort 1 DstBlock "Two-Channel Synthesis\nSubband Filter" DstPort 1 } Line { SrcBlock "In2" SrcPort 1 DstBlock "Two-Channel Synthesis\nSubband Filter1" DstPort 1 } Line { SrcBlock "Two-Channel Synthesis\nSubband Filter2" SrcPort 1 DstBlock "Out1" DstPort 1 } Line { SrcBlock "In1" SrcPort 1 DstBlock "Two-Channel Synthesis\nSubband Filter2" DstPort 1 } Line { SrcBlock "Two-Channel Synthesis\nSubband Filter1" SrcPort 1 Points [10, 0; 0, -25] DstBlock "Two-Channel Synthesis\nSubband Filter2" DstPort 2 } Line { SrcBlock "Two-Channel Synthesis\nSubband Filter" SrcPort 1 Points [10, 0; 0, -25] DstBlock "Two-Channel Synthesis\nSubband Filter1" DstPort 2 } } } Block { BlockType Reference Name "Delay" Ports [1, 1] Position [115, 16, 485, 44] SourceBlock "dspsigops/Delay" SourceType "Delay" dly_unit "Samples" delay "7*(length(lod)-1)" ic_detail on dif_ic_for_ch off dif_ic_for_dly off ic "0" reset_popup "None" Port { PortNumber 1 Name "Input" RTWStorageClass "Auto" DataLoggingNameMode "SignalName" } } Block { BlockType SubSystem Name "Delay Alignment" Ports [4, 4] Position [205, 77, 285, 148] MinAlgLoopOccurrences off RTWSystemCode "Auto" FunctionWithSeparateData off MaskHideContents off System { Name "Delay Alignment" Location [572, 455, 852, 720] Open off ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000] TiledPageScale 1 ShowPageBoundaries off ZoomFactor "100" Block { BlockType Inport Name "In1" Position [25, 38, 55, 52] IconDisplay "Port number" } Block { BlockType Inport Name "In2" Position [25, 98, 55, 112] Port "2" IconDisplay "Port number" } Block { BlockType Inport Name "In3" Position [25, 158, 55, 172] Port "3" IconDisplay "Port number" } Block { BlockType Inport Name "In4" Position [25, 208, 55, 222] Port "4" IconDisplay "Port number" } Block { BlockType Reference Name "Delay" Ports [1, 1] Position [95, 30, 200, 60] ShowName off SourceBlock "dspsigops/Delay" SourceType "Delay" dly_unit "Samples" delay "3*(length(lod)-1)" ic_detail "on" dif_ic_for_ch "off" dif_ic_for_dly "off" ic "0" reset_popup "None" } Block { BlockType Reference Name "Delay1" Ports [1, 1] Position [95, 90, 200, 120] ShowName off SourceBlock "dspsigops/Delay" SourceType "Delay" dly_unit "Samples" delay "length(lod) - 1" ic_detail "on" dif_ic_for_ch "off" dif_ic_for_dly "off" ic "0" reset_popup "None" } Block { BlockType Outport Name "Out1" Position [225, 38, 255, 52] IconDisplay "Port number" BusOutputAsStruct off } Block { BlockType Outport Name "Out2" Position [225, 98, 255, 112] Port "2" IconDisplay "Port number" BusOutputAsStruct off } Block { BlockType Outport Name "Out3" Position [220, 158, 250, 172] Port "3" IconDisplay "Port number" BusOutputAsStruct off } Block { BlockType Outport Name "Out4" Position [220, 208, 250, 222] Port "4" IconDisplay "Port number" BusOutputAsStruct off } Line { SrcBlock "In3" SrcPort 1 DstBlock "Out3" DstPort 1 } Line { SrcBlock "In4" SrcPort 1 DstBlock "Out4" DstPort 1 } Line { SrcBlock "In2" SrcPort 1 DstBlock "Delay1" DstPort 1 } Line { SrcBlock "Delay1" SrcPort 1 DstBlock "Out2" DstPort 1 } Line { SrcBlock "In1" SrcPort 1 DstBlock "Delay" DstPort 1 } Line { SrcBlock "Delay" SrcPort 1 DstBlock "Out1" DstPort 1 } } } Block { BlockType Reference Name "Info" Ports [] Position [567, 154, 618, 204] BackgroundColor "cyan" SourceBlock "dspmisc/Info" SourceType "" ShowPortLabels on SystemSampleTime "-1" FunctionWithSeparateData off RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" } Block { BlockType Scope Name "Scope" Ports [3] Position [635, 54, 665, 86] Floating off Location [57, 368, 538, 726] Open on NumInputPorts "3" ZoomMode "xonly" List { ListType AxesTitles axes1 "%" axes2 "%" axes3 "%" } TimeRange "1025" YMin "-10~-10~-5" YMax "10~10~5" DataFormat "StructureWithTime" SampleTime "0" } Block { BlockType Reference Name "Signal From\nWorkspace" Ports [0, 1] Position [20, 98, 75, 132] SourceBlock "dspsrcs4/Signal From\nWorkspace" SourceType "Signal From Workspace" ShowPortLabels on SystemSampleTime "-1" FunctionWithSeparateData off RTWMemSecFuncInitTerm "Inherit from model" RTWMemSecFuncExecute "Inherit from model" RTWMemSecDataConstants "Inherit from model" RTWMemSecDataInternal "Inherit from model" RTWMemSecDataParameters "Inherit from model" X "noisdopp" Ts "ts" nsamps "1" OutputAfterFinalValue "Setting to zero" ignoreOrWarnInputAndFrameLengths off } Block { BlockType SubSystem Name "Soft Threshold" Ports [4, 4] Position [320, 81, 390, 144] ShowPortLabels off MinAlgLoopOccurrences off RTWSystemCode "Auto" FunctionWithSeparateData off MaskHideContents off MaskType "Soft Threshold" MaskDescription "Apply a soft threshold (deadzone transfer funct" "ion) to each signal in the decomposition. First threshold applies to top-mos" "t filter bank output." MaskHelp "Vector of thresholds for each decomposition lev" "el.\n" MaskPromptString "Vector of thresholds for each level:" MaskStyleString "edit" MaskTunableValueString "on" MaskEnableString "on" MaskVisibilityString "on" MaskToolTipString "on" MaskVariables "st=@1;" MaskInitialization "x=([-1 1 NaN 0 0 NaN -1 -.5 .5 1]+1)/2*.7+.15;" "\ny=([0 0 NaN -1 1 NaN -1 0 0 1]+1)/2*.7+.05;" MaskDisplay "text(.1,.9,'Dead Zone')\nplot(x,y)" MaskIconFrame on MaskIconOpaque on MaskIconRotate "none" MaskIconUnits "normalized" MaskValueString "[3 2 1 0]" System { Name "Soft Threshold" Location [213, 155, 464, 442] Open off ModelBrowserVisibility off ModelBrowserWidth 200 ScreenColor "white" PaperOrientation "landscape" PaperPositionMode "auto" PaperType "usletter" PaperUnits "inches" TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000] TiledPageScale 1 ShowPageBoundaries off ZoomFactor "100" Block { BlockType Inport Name "in_1" Position [30, 25, 50, 45] IconDisplay "Port number" } Block { BlockType Inport Name "in_2" Position [30, 80, 50, 100] Port "2" IconDisplay "Port number" } Block { BlockType Inport Name "in_3" Position [30, 140, 50, 160] Port "3" IconDisplay "Port number" } Block { BlockType Inport Name "in_4" Position [30, 205, 50, 225] Port "4" IconDisplay "Port number" } Block { BlockType DeadZone Name "Dead Zone1" Position [85, 16, 125, 54] LowerValue "-st(1)" UpperValue "st(1)" ZeroCross off } Block { BlockType DeadZone Name "Dead Zone2" Position [85, 71, 125, 109] LowerValue "-st(2)" UpperValue "st(2)" ZeroCross off } Block { BlockType DeadZone Name "Dead Zone3" Position [85, 131, 125, 169] LowerValue "-st(3)" UpperValue "st(3)" ZeroCross off } Block { BlockType DeadZone Name "Dead Zone4" Position [85, 196, 125, 234] LowerValue "-st(4)" UpperValue "st(4)" ZeroCross off } Block { BlockType Outport Name "out_1" Position [175, 25, 195, 45] IconDisplay "Port number" BusOutputAsStruct off InitialOutput "0" } Block { BlockType Outport Name "out_2" Position [175, 80, 195, 100] Port "2" IconDisplay "Port number" BusOutputAsStruct off InitialOutput "0" } Block { BlockType Outport Name "out_3" Position [170, 140, 190, 160] Port "3" IconDisplay "Port number" BusOutputAsStruct off InitialOutput "0" } Block { BlockType Outport Name "out_4" Position [170, 205, 190, 225] Port "4" IconDisplay "Port number" BusOutputAsStruct off InitialOutput "0" } Line { SrcBlock "in_1" SrcPort 1 DstBlock "Dead Zone1" DstPort 1 } Line { SrcBlock "Dead Zone1" SrcPort 1 DstBlock "out_1" DstPort 1 } Line { SrcBlock "in_2" SrcPort 1 DstBlock "Dead Zone2" DstPort 1 } Line { SrcBlock "Dead Zone2" SrcPort 1 DstBlock "out_2" DstPort 1 } Line { SrcBlock "in_3" SrcPort 1 DstBlock "Dead Zone3" DstPort 1 } Line { SrcBlock "Dead Zone3" SrcPort 1 DstBlock "out_3" DstPort 1 } Line { SrcBlock "in_4" SrcPort 1 DstBlock "Dead Zone4" DstPort 1 } Line { SrcBlock "Dead Zone4" SrcPort 1 DstBlock "out_4" DstPort 1 } } } Block { BlockType Sum Name "Sum" Ports [2, 1] Position [525, 65, 555, 95] NamePlacement "alternate" ShowName off IconShape "round" Inputs "+-" Port { PortNumber 1 Name "Residual" RTWStorageClass "Auto" DataLoggingNameMode "SignalName" } } Line { SrcBlock "Signal From\nWorkspace" SrcPort 1 Points [15, 0] Branch { DstBlock "3-Level Analysis\nFilter Bank" DstPort 1 } Branch { Points [0, -85] DstBlock "Delay" DstPort 1 } } Line { SrcBlock "Soft Threshold" SrcPort 1 DstBlock "3-Level Synthesis\nFilter Bank" DstPort 1 } Line { SrcBlock "Soft Threshold" SrcPort 2 DstBlock "3-Level Synthesis\nFilter Bank" DstPort 2 } Line { SrcBlock "Soft Threshold" SrcPort 3 DstBlock "3-Level Synthesis\nFilter Bank" DstPort 3 } Line { SrcBlock "Soft Threshold" SrcPort 4 DstBlock "3-Level Synthesis\nFilter Bank" DstPort 4 } Line { Name "Input" Labels [0, 0] SrcBlock "Delay" SrcPort 1 Points [50, 0] Branch { DstBlock "Sum" DstPort 1 } Branch { Labels [1, 1] Points [80, 0] DstBlock "Scope" DstPort 1 } } Line { Name "Output" Labels [0, 0] SrcBlock "3-Level Synthesis\nFilter Bank" SrcPort 1 Points [50, 0] Branch { DstBlock "Sum" DstPort 2 } Branch { Labels [1, 0] Points [80, 0] DstBlock "Scope" DstPort 2 } } Line { Name "Residual" Labels [1, 1] SrcBlock "Sum" SrcPort 1 DstBlock "Scope" DstPort 3 } Line { SrcBlock "3-Level Analysis\nFilter Bank" SrcPort 1 DstBlock "Delay Alignment" DstPort 1 } Line { SrcBlock "3-Level Analysis\nFilter Bank" SrcPort 2 DstBlock "Delay Alignment" DstPort 2 } Line { SrcBlock "3-Level Analysis\nFilter Bank" SrcPort 3 DstBlock "Delay Alignment" DstPort 3 } Line { SrcBlock "3-Level Analysis\nFilter Bank" SrcPort 4 DstBlock "Delay Alignment" DstPort 4 } Line { SrcBlock "Delay Alignment" SrcPort 1 DstBlock "Soft Threshold" DstPort 1 } Line { SrcBlock "Delay Alignment" SrcPort 2 DstBlock "Soft Threshold" DstPort 2 } Line { SrcBlock "Delay Alignment" SrcPort 3 DstBlock "Soft Threshold" DstPort 3 } Line { SrcBlock "Delay Alignment" SrcPort 4 DstBlock "Soft Threshold" DstPort 4 } } } MatData { NumRecords 6 DataRecord { Tag DataTag5 Data " %)30 . < 8 ( 0 % " "\" $ ! 0 . 0 8 ( ! % \" $ " "0 0 0 $ %1W;T-H86Y!;F%L4WEN=&@" } DataRecord { Tag DataTag4 Data " %)30 . < 8 ( 0 % " "\" $ ! 0 . 0 8 ( ! % \" $ " "0 0 0 $ %1W;T-H86Y!;F%L4WEN=&@" } DataRecord { Tag DataTag3 Data " %)30 . < 8 ( 0 % " "\" $ ! 0 . 0 8 ( ! % \" $ " "0 0 0 $ %1W;T-H86Y!;F%L4WEN=&@" } DataRecord { Tag DataTag2 Data " %)30 . < 8 ( 0 % " "\" $ ! 0 . 0 8 ( ! % \" $ " "0 0 0 $ %1W;T-H86Y!;F%L4WEN=&@" } DataRecord { Tag DataTag1 Data " %)30 . < 8 ( 0 % " "\" $ ! 0 . 0 8 ( ! % \" $ " "0 0 0 $ %1W;T-H86Y!;F%L4WEN=&@" } DataRecord { Tag DataTag0 Data " %)30 . < 8 ( 0 % " "\" $ ! 0 . 0 8 ( ! % \" $ " "0 0 0 $ %1W;T-H86Y!;F%L4WEN=&@" } }