Skip to content Skip to navigation
Summary: This is a seemingly trivial sub-VI that converts a parallel stream of bits to a parallel group of bit-words. While it could easily be done without a sub-VI, it's always important to practice modularity and simplicity for readability in the overall design. This makes the debugging and modification process, an inevitability, much simpler in the future.
| Input/Outputs and Help |
|---|
 |
The sub-VI for the rather trivial operation of converting a string of bits to bit-words is shown above in Figure 1. Only basic knowledge of LabVIEW is required to implement this module. While some may argue it's trivial and non-deserving of its own sub-VI, modularity and readability still prevail in good design technique, and this transmitter is no exception.
| Block Diagram Layout |
|---|
 |
Figure 2 above shows the block diagram layout. The parallel bits are taken as an input and fed into the built-in LabVIEW function "Reshape Array," which groups the number of bits appropriately.
For the logisitics in actually constructing this function, see the video below. For any additional questions, the example usage video in Figure 4, or email the author.
| Instructional Video |
|---|
| Example Video |
|---|
More about this module: Metadata | Downloads | Version History
This work is licensed by Bryan Paul and Aditya Jain under a Creative Commons Attribution License (CC-BY 3.0), and is an Open Educational Resource.
Last edited by Bryan Paul on May 2, 2010 2:28 pm -0500.
