# Connexions

You are here: Home » Content » SSPD_Chapter 7_Part 6_Basic Circuit Concepts_continued 3

### Recently Viewed

This feature requires Javascript to be enabled.

# SSPD_Chapter 7_Part 6_Basic Circuit Concepts_continued 3

Module by: Bijay_Kumar Sharma. E-mail the author

Summary: SSPD_Chapter 7_Part 6_Basic Circuit Concepts_continued 3 calculates the rise time and the fall timne and proves that for symmetric switching PMOS width must be 2.5 times wider than NMOS width.

SSPD_Chapter 7_Part 6_Basic Circuit Concepts_continued 3

7.6.4. Formal Estimation of CMOS Inverter delay.

In Figure 7.6.4.1 we show a CMOS Inverter being driven by square wave and loaded with input capacitance of the subsequent stage. We model the CMOS Inverter during switching transients by constant current source driving the load capacitance.

The switching transient is shown in Figure 7.6.4.2.

As can be seen in Figure 7.6.4.2, during HIGH to LOW switching NMOS (Qn) provides the low impedance path to ground and hence sinks the discharge current. Hence saturation current of NMOS provides the ID .

Similarly during LOW to HIGH switching PMOS (Qp) provides the low impedance path from VDD bus to the load capacitance and hence sources the charging current. Hence saturation current of PMOS provides the IC .

Referring to the circuit model in Figure 7.6.4.1 we see that:

Rate of change of capacitance voltage = Constant Current/C

Therefore:

Therefore:

Therefore:

During output HIGH to LOW transient: NMOS (Qn) is sinking the current from the load capacitance hence constant current source is a discharge current ID coming as the saturation current of NMOS where

During output LOW to HIGH transient:PMOS(Qp) is sourcing the current to the load capacitance hence constant current source is a charging current IC coming as the saturation current of PMOS where

But ∆VC = VDD , VGS = VDD and VT = 0.2 VDD therefore

Substituting Eq.7.6.4.6 in Eq 7.6.4.4 and Eq.7.6.4.5 we get:

Dividing Eq 7.6.4.8 by Eq.7.6.4.7 we get:

From Basic Electrical Properties we know that

From Device Physics we know that

We also know from section 7.3.12 titled ‘optimization of geometric parameters to achieve the beswt CMOS performance’ that :

Substituting the two conditions stated by Eq.7.6.4.8 and Eq.7.6.4.9 in Eq 7.6.4.7 we get

Eq 7.6.4.10 implies that we will get symmetric switching transients as well as maximum Noise Margin if satisfy the condition stated in Eq 7.6.4.11 namely

Hence CMOS layout will be as shown in Figure 7.6.4.3 for optimum performance in all sense of the word i.e in the sense of switching transient and in the sense of noise margin.

Two alternative layouts are shown in Figure 7.6.4.4.

In all the three figures, where metal has to connect to Poly-Si or to n-channel or to p-channel there a contact has to be made symbolized by black cross.

## Content actions

PDF | EPUB (?)

### What is an EPUB file?

EPUB is an electronic book format that can be read on a variety of mobile devices.

My Favorites (?)

'My Favorites' is a special kind of lens which you can use to bookmark modules and collections. 'My Favorites' can only be seen by you, and collections saved in 'My Favorites' can remember the last module you were on. You need an account to use 'My Favorites'.

| A lens I own (?)

#### Definition of a lens

##### Lenses

A lens is a custom view of the content in the repository. You can think of it as a fancy kind of list that will let you see content through the eyes of organizations and people you trust.

##### What is in a lens?

Lens makers point to materials (modules and collections), creating a guide that includes their own comments and descriptive tags about the content.

##### Who can create a lens?

Any individual member, a community, or a respected organization.

##### What are tags?

Tags are descriptors added by lens makers to help label content, attaching a vocabulary that is meaningful in the context of the lens.

| External bookmarks